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Abstract 
 
Atomically thin semiconductors have versatile future applications in the information and 
communication technologies for the ultimate miniaturization of electronic components. In 
particular, the ongoing research demands not only a large-scale synthesis of pristine quality 
monolayer MoS2 but also advanced nanofabrication and characterization methods for 
investigation of intrinsic device performances. Here, we conduct a meticulous investigation of 
the fast transient charge trapping mechanisms in field-effect transistors (FETs) of high-quality 
CVD MoS2 monolayers grown by a salt-driven method. To unfold the intrinsic transistor 
behavior, an amplitude sweep pulse I~V methodology is adapted with varying pulse widths. A 
significant increase in the field-effect mobility up to ~100% is achieved along with a hysteresis-
free transfer characteristic by applying the shortest pulse. Moreover, to correlate these results, 
a single pulse time-domain drain current analysis is carried out to unleash the fast and slow 
transient charge trapping phenomena. Furthermore, rigorous density functional theory (DFT) 
calculations are implemented to inspect the effects of the Schottky barrier and metal-induced 
gap states between drain/source electrode and MoS2 for the superior carrier transport. Our 
findings on the controllable transient charge trapping mechanisms for estimation of intrinsic 
field-effect mobility and hysteresis-free transfer characteristic in salt-assisted CVD-grown 
MoS2 FETs will be beneficial for future device applications in complex memory, logic, and 
sensor systems. 
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 Introduction 
 
Atomically thin two dimensional (2D) layered materials,1 monolayer MoS2 in particular, has 
opened a new window in miniaturizing electronic devices owing to its excellent optical, 
thermal, and electrical properties.2–4 Having a direct bandgap of 1.8 eV,5 large exciton binding 
energy, and strong spin-valley coupling, it offers a wide range of potential applications in the 
field of optoelectronics,2 spintronics,6 valleytronics, and quantum optics.7 Researchers have 
followed numerous methods for the qualitative synthesis of monolayer MoS2 among which 
chemical vapor deposition (CVD) technique is the most successful and reliable method when 
it comes to large scale (of about several tens of microns), good crystalline quality, and thickness 
dependent growth.8,9,18,10–17 In the conventional CVD process, it has been observed that the 
growth conditions, size, and shape of the MoS2 domains are greatly affected by numerous 
parameters such as growth temperature, growth time, pressure, flow rate, amount of loaded 
precursors, etc. Nevertheless, the relatively low vapor pressure of metal precursor leads 
shortening of grain size and also makes complicate to control the aforementioned parameters 
during growth time. To suppress the nucleation and promote the lateral growth dynamics, the 
assistance of salt (e.g., NaCl, KCl) to the metal precursor plays a pivotal role in enhancing the 
growth rate even at atmospheric pressure.14–16 However, the addition of NaCl not only triggers 
the relative vapor pressure of the reactants but also lowers the growth temperature as compared 
to the conventional CVD process.12,13 Recently, Zhou et al11 have reported NaCl aided 
controlled synthesis of several transition metal chalcogenides (TMDs). The kinetics of the 
reaction mechanism lies in the fact that with the presence of NaCl during the reaction, MoO3 
forms an intermediate state as oxychloride e.g. MoOxCly, which drastically reduces the melting 
point as compared to pure MoO3. For the past few years, salt-driven synthesis of layered 2D 
materials such as MoS2 and WS2  has proven to be a viable method due to their critical control 
over thermodynamic stability during vapor phase reactions. 
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Coming to the widespread applications, MoS2 based field-effect transistors (FETs) have 
paramount importance in future electronic applications such as communication, data storage, 
memory, optoelectronics, quantum optics, etc. owing to their high electron-hole mobilities, 
high ON/OFF current ratios, low operation power, good photoresponsivity, high sensitivity for 
molecular detection, etc.19–23 Indeed, a typical room temperature mobility range of about 0.8-
18 cm2V-1s-1 is very common in an unencapsulated monolayer MoS2 with current ON/OFF 
ratios in order of 105-107.8–10,18 However, an unusual hysteresis in the transfer curves of MoS2 
based FETs plays a critical factor in regulating the electrical performance of the devices such 
as threshold voltage instability, low carrier mobility, drain current reduction, etc.24–26 In 
literature, several remarks on the origin of hysteresis have been discussed to avoid or minimize 
such unwanted behaviors in MoS2 FETs.24,27–29 The carrier trapping mechanism, which is 
considered to be a major factor for hysteretic behavior, is being studied widely to control the 
broadening of the hysteresis.30–32 However, the majority of the previous works on hysteresis 
studies cover a few layers of exfoliated MoS2, and a very limited study on CVD-grown 
monolayer samples is recently reported.33 Moreover, a comprehensible understanding of the 
localized interface trap states using the pulsed I~V technique is still in its infancy. Although 
the newly developed salt-assisted CVD-growth has emerged as a prevalent method for 
producing high-quality monolayer MoS2, the transient charge trapping mechanisms and 
hysteresis-free transfer characteristics have not been reported so far. Furthermore, the 
estimation of intrinsic field-effect mobility from the hysteresis-free transfer characteristic in 
salt-driven CVD-grown MoS2 FETs is still lacking. 
In this report, we demonstrate the time-domain drain current responses to minimize the fast 
transient charge trapping effects on a NaCl-assisted CVD synthesized high-quality monolayer 
MoS2 FETs. DFT study is performed to explore the interfacial properties between drain/source 
electrode (Ag) and monolayer MoS2. The room temperature hysteresis studies using DC and 
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pulsed I~V techniques are carried out in both ambient and vacuum conditions to inspect various 
trapping mechanisms to extract intrinsic FET parameters. An increase in the field-effect 
mobility up to 100% is achieved in short pulse amplitude sweep measurement than DC 
measurements. To further explore, single-pulse transient measurements are carried out to get 
insight into the fast trapping phenomena. Our studies reinvigorate the origin of hysteresis in 
salt-aided monolayer MoS2 samples; further understanding these significant trapping 
mechanisms is of prime importance for the next-generation device applications. 
 Results and Discussion 
Single-layer MoS2 is prepared by NaCl-driven CVD technique in a single zone tube furnace 
directly on Si/SiO2 substrate (see Methods section for more details). NaCl is introduced to 
increase the vapor pressure of the metal precursor (MoO3) and promote the lateral growth 
dimension.11 The hexagonal structures are favored with the growth parameters and have a much 
higher yield than the regular triangular domains. Figure 1 (a) shows an optical micrograph of 
a defect-free hexagonal domain single-crystal monolayer MoS2. The layer number is confirmed 
by the color contrast microscopic images followed by the Raman characterization. Figure 1 (b) 
shows the in-plane and out of plane Raman modes (E12g and A1g, respectively) for monolayer 
and multilayer CVD-grown MoS2. The frequency difference (D) between the two modes can 
be used as an authentic identification for monolayer MoS2.34  
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Figure 1. (a) Optical microscopic image of NaCl aided CVD-grown monolayer MoS2 in a 
hexagonal domain on Si/SiO2 substrate. (b) Raman spectra with 514.5nm excitation 
wavelength showing two predominant Raman modes (E12g and A1g) of monolayer and 
multilayer MoS2. The Frequency difference (D) between the two modes confirms the monolayer 
nature of MoS2. (c) Schematic of monolayer MoS2 FET with SiO2/Si back gate, Ag source/drain 
contacts, and utilized electrical circuits. 
 
Carrier transport in a FET channel is generally affected by various factors such as the van der 
Waals (vdW) gap between metal and semiconductor, Schottky barrier, metal-induced gap 
states, etc.35 In Fig. 1 (c), a back gated monolayer MoS2 FET is schematically shown with 
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necessary electrical connections so that a carrier injection from metal to semiconductor channel 
material can be realized pictorially. Several metals and their combinations with varying work 
function values have been studied extensively as an electrode to MoS2 based devices.36 
However, very few research enlighten on getting low Schottky barrier contacts with MoS2 by 
using low work function metals such as Sc and Ti.37 However, in that context, Ag is the least 
explored material with a work function value of 4.46 eV38 (a little higher than for monolayer 
MoS2) even though having an excellent electrical and thermal conductivity. Furthermore, Ag 
(111) surface has a hexagonal geometry with a lattice constant (2.93Å) nearly matches with 
monolayer MoS2 (3.18Å) makes it a suitable candidate as a metal electrode to MoS2 (for more 
information, see Computational details). To ensure our proposition and experimental 
validation, a comprehensive DFT study is implemented on the MoS2/Ag interface. Figure 2 (a) 
and (b) show the band structure and corresponding partial density of states (PDOS) of 
monolayer MoS2 3×3×1 supercell. The direct bandgap of 1.7eV in our case explains a small 
underestimation as compared to the experimental value (1.8eV) in the case of monolayer MoS2. 
This is well known that DFT-based calculations underestimate the bandgap compared to the 
experiment. The Brillouin zone folding in the case of supercell results in a direct bandgap at 
gamma point instead of K point.39 The carrier injection (in this case electron) from metal to 
MoS2 channel can be comprised of two steps as shown in Fig. 2 (e), the tunneling of the electron 
from metal to the MoS2 underneath Ag (considered as electrode region) followed by the 
transport of electrons from electrode region to MoS2 channel (known as scattering region). The 
corresponding band alignments at both regions with the vdW gap and Schottky barrier height 
(Φ!"#) are shown schematically in Fig. 2 (f). Further band structure calculation of the electrode 
region is performed to measure Φ!"# which is nothing but the energy difference between 
CBM(Ec)/VBM(Ev) of MoS2 for n/p-type Schottky barrier respectively and Fermi level of 
MoS2/Ag (111) heterostructure. The equilibrium separation distance (deq) between the Ag and 
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MoS2 is optimized for 2.5Å by the energy minimization. Figure 2 (c) shows the projected band 
profile of MoS2/Ag (111) heterostructure (electrode region) where the color bar represents the 
percentage of orbital contributions of the MoS2 underneath Ag. The Φ!"# is calculated to be 
153 meV by the usual definition (forming an n-type Schottky contact) which is a reasonably 
smaller value as compared to the other high work function metals.36,37 Moreover, the projected 
band structure of MoS2 is seen to retain its original form compared to the band profile of 
pristine monolayer MoS2, as shown in Fig. 2 (a). This indicates a negligible strain effect of Ag 
(111) layers on MoS2 due to the similar crystal structures and nearly equal lattice constants. A 
PDOS calculation is further carried out to gain insight into the effect of hybridization between 
Ag and MoS2 on the orbital projections of MoS2 at the bandgap region. As seen from Fig. 2 
(d), a small amount of overlapped Mo-4d state is noticed at the Fermi level and band-gap region 
when comparing with PDOS of pristine MoS2. This spreading of band edge Mo states may 
arise due to the weakening of Mo-S covalent bonds by metal adsorption.40 However, 
considering low work function metals for getting metalized states with low electrical 
conductivity and high work function metals having relatively high electrical conductivity but 
with higher Schottky barriers, Ag plays a perfect balancing role having high electrical 
conductivity and forming low Schottky barrier with MoS2.  
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Figure 2. (a) Band structure of monolayer MoS2 supercell showing direct bandgap of 1.7eV, 
valence band (green solid lines), conduction band (pink solid lines), and Fermi level (Ef) (violet 
dotted line) are shown. (b) Corresponding PDOS showing orbital contributions at CBM and 
VBM. (c) Projected band profile of MoS2/Ag (111) heterostructure showing the projection of 
MoS2 bands (dotted green lines) with scalebar, The n-type Schottky barrier height (𝛷!"#) is 
shown in blue color. (d) Corresponding PDOS of MoS2 showing small gap states for hybridized 
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Mo-d orbital. (e) Schematic of a cross-sectional view of Ag top contact to monolayer MoS2 
forming electrode and scattering region. Electron injection from Ag to MoS2 is shown in red 
arrow. (f) Schematic illustration of band alignments near the Ag-MoS2 interface. The red 
arrow shows the electron injection through the vdW gap and Schottky barrier. Ef and Ech 
correspond to metal Fermi level and channel potential, respectively.  
 
In literature, it has been reported that Ag forms a smoother interface with monolayer MoS2 and 
by using it as a metal contact, high carrier transport is achieved in a MoS2-based transistor 
compared to Ti.41 This result is consistent with our projected band structure calculations. 
Moreover, the lowest contact resistance is also realized by using Ag or Au as a drain/source 
metal contact of monolayer MoS2 FET.42–45 This motivated us to fabricate single-layer MoS2 
FET on the as-grown CVD sample with Ag as contact metal for drain and source electrodes by 
using the photolithography process. The back gate contact of the FET is facilitated by heavily 
doped Si substrate and 300 nm SiO2 beneath the MoS2 layer provides the required gate 
capacitance. The high magnification optical image of the as-fabricated device is shown in Fig. 
3 (a). The channel length (L) and width (W) is calculated to be ~ 2.7 and 8.1µm, respectively. 
The inset shows a low magnification optical image of the complete FET with a scalebar of 
200µm. 
Nearly linear output characteristics i.e. variation of the drain current (Ids) with drain-source 
voltage (Vds) can be noticed in Fig. 3 (b), which indicates exemplary Ohmic contact behavior 
for the fabricated single-layer MoS2 FET. This result is consistent with our projected band 
calculation. It is interesting to note that the output currents are in the range of microampere, 
which elucidates the high pristine quality of NaCl assisted CVD grown MoS2 FET. The drain 
current is recorded for different gate voltages starting from small negative voltage (-2V) to 
large positive voltage (30V) shows the excellent electrostatic gate doping effect. 
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Figure 3. (a) An optical microscopic image showing as-fabricated monolayer MoS2 FET (Ag 
electrode is shown in false yellow color), Inset shows the low magnification image of the device 
with Ag contact pads (scale bar is 200µm). (b) Output characteristics i.e. drain current (Ids) vs 
drain-source voltage (Vds) with different fixed gate bias (Vbg) from -2V to 30V. (c) mobility and 
threshold voltage extraction from linear Ids transfer characteristics (right axis), corresponding 
semi-logarithmic drain current (left axis) showing high current ON/OFF ratio at Vds = 100mV. 
(d) Room temperature transfer characteristics at different Vds in both linear (right axis) and 
semi-logarithmic (left axis) scales showing the stability of the FET.  
 
The electrical measurements are performed in both ambient and high vacuum (~10-5 mbar) 
conditions in order to understand the effect of the surrounding environments on channel 
mobility. Figure 3 (c) shows transfer characteristics i.e. curve between drain-source current 
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(Ids) vs back gate voltage (Vbg) at a constant drain-source voltage (Vds = 100mV) in vacuum 
for a single-layer MoS2 back gated FET at room temperature. The field-effect mobility of the 
charge carriers is extracted by using the expression19, 𝜇$% =	 &'!"&(#$ 	× [ )*+%&(!"] where L and W 
are the channel length and width respectively (in our case, L = 2.7 µm and W = 8.1 µm), Cox is 
the capacitance value of the back gate dielectric per unit area (Cox = ,',(&  ; In our case, relative 
permittivity of SiO2, 𝜀- = 3.9, thickness of SiO2 layer d = 300 nm ). At a bias voltage Vds = 
100mV, from the slope of the transfer curve, the room temperature mobility is calculated to be 
~15.49 cm2V-1s-1, which is higher or comparable to previously reported results on monolayer 
MoS2 without surface passivation by high-k dielectrics.8,33,35,46 It should be mentioned here that 
this mobility value is an underestimated channel mobility as it includes the contact resistances 
at the two electrodes. Excluding such effects by the four-probe measurement method might 
increase the field-effect mobility.47 However, sticking to our main aim to focus on the 
hysteresis at large positive gate bias, where the effect of contact resistances on the hysteresis 
would be not significant anymore,28,32 all the measurements are carried out using two probe 
geometry to get effective mobility. The threshold voltage (VTH) is found to be 18.85 V and is 
obtained from the linear curve fitting of drain current values by using the expression, 𝐼&. =	*) 𝜇$%𝐶/0𝑉&.-𝑉12 − 𝑉3#/.26 In literature, it is seen that the presence of the grain boundary 
influences the carrier transport of the FETs and hence the mobility to a great extent due to 
bandgap broadening, and strain effects.18,48 As we are getting good mobility, we expect our 
MoS2 sample is free from such grain boundaries and the obtained mobility is only subjected to 
substrate effects.   
The room temperature transfer characteristics for different drain-source voltages with a 
forward sweep of back-gate voltage in both linear (right axis) and semi-logarithmic (left axis) 
scale are shown in Fig. 3 (d) . The observed OFF currents are in the order of 10-13A while the 
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ON current for Vds = 100mV saturates at ~10-6A, illustrating a magnitude of ~107 order current 
ON/OFF ratio for our device. Our results establish an excellent agreement with previously 
reported Ion/Ioff ratios values for back gated monolayer MoS2 transistors.8,46 Similar 
measurement for transfer characteristics is also carried out in ambient pressure (Air) condition 
with mobility and VTH extraction as shown in Fig. S1. A high degradation in the saturation 
drain current value (~10 times decrease in magnitude) is noticed with a decrease in mobility of 
3.86 cm2V-1s-1. The current ON/OFF ratio is reduced to ~104 leaving a minor change in 
threshold voltage (VTH = 16.86V).  This is expected due to the adsorption of water/O2 
molecules on the surface of the MoS2 channel acting as charge trapping and scattering centers 
under the application of high positive gate voltage.46 
 
 
Figure 4. Hysteresis loops in the transfer characteristics of MoS2 FET for gate voltage sweep 
range -20V to 35V in (a) air (b) high-vacuum environment. The curves are shown in both linear 
(right axis) and semi-logarithmic scale (left axis) for two different Vds = 100 mV (red), 50 mV 
(blue). For Air condition, only linear scale is shown due to broad hysteresis. DV represents the 
maximum hysteresis width during forward and backward sweeps. Black arrows indicate the 
directions of drain currents with back gate sweeping voltages.  
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To explore the intrinsic/extrinsic contributions to the hysteretic behavior in transfer 
characteristics of the MoS2 FET, the DC gate voltage is further applied in a dual sweep mode. 
The device is first exposed to ambient pressure to observe the hysteretic nature under gate bias 
stress. The sweep range is varied from negative gate voltage (-20V) to high positive gate 
voltage (35V) and again sweep back to the negative gate voltage (-20V) in a cyclic manner as 
shown in Fig. 4 (a). As in literature, it is observed that voltage sweep rates can significantly 
influence the hysteresis of the device.26 To avoid such additional effects a fixed sweep rate of  
0.1V/s is maintained for each measurement. The observed hysteresis is measured by the 
maximum voltage shift in the transfer characteristics between forward and backward sweeps 
known as hysteresis width (DV). The dual-sweep is recorded at two fixed drain-source voltages 
(Vds) i.e. 100 mV and 50 mV to examine any possible variations on the hysteresis width. The 
sweeping directions induce a broad clockwise hysteresis width of DV ~21 V, as shown in Fig. 
4 (a). This behavior is quite similar to the previous reports, which dominantly attributes to a 
large amount of charge trapping at the MoS2 surface due to the adsorption/desorption of 
ambient gases and water molecules.25,27 At the beginning of the forward sweep, when a 
particular negative bias is applied to the gate terminal, an initial desorption process of the 
trapped molecules takes place, releasing additional charge carriers to the conduction band of 
the MoS2 channel, which causes a left shift of the transfer characteristics. As we reach a high 
positive gate bias, the adsorption of ambient molecules is increased, which captures more 
electrons filling the trapping sites. As a consequence, during the backward sweep starting from 
the high positive gate bias, the channel of MoS2 experiences fewer number of charge carriers 
due to trapped charges causing degradation in drain current values, which basically leads to a 
right shift of the transfer characteristics. This total offset in transfer curves, also known as 
hysteresis width, is mainly related to two plausible factors at room temperature, i.e. (i) transfer 
of electrons between MoS2 channel and external adsorbates,25 (ii) oxide traps at MoS2/SiO2 
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interface,31 which is regarded as an intrinsic factor for trapping of charges. However, to study 
this intrinsic trapping mechanism for better control of MoS2 and other 2D material based 
upcoming devices, such a large amount of hysteresis caused by extrinsic molecules/gases is 
certainly avoidable. To rule out these external factors, we proceed with our hysteresis study in 
a high-vacuum (~10-5 mbar) environment keeping the same above gate bias sweeping 
conditions as shown in Fig. 4 (b). Interestingly, a substantial decrease in the hysteresis width 
of ~95% is noticed upon switching the environment from ambient conditions to high-vacuum. 
The considerable reduction of DV in high-vacuum, not only provides the testimony of complete 
elimination of adsorbate effects but also demonstrates a clean, robust channel surface for the 
realization of intrinsic transistor parameters. The residual hysteresis is now merely attributed 
to the oxide trapping at the MoS2/SiO2 interface. These charge traps essentially come from 
unpreventable dangling bonds at the SiO2 surface.31 Another plausible factor is that presence 
of trapped H-bonded water molecules between MoS2 and SiO2 interface may additionally 
contribute to the charge traps as described in earlier reports.25,29,31 However, in our case, we 
don’t expect trapped water molecules between the MoS2/SiO2 interface as the samples are 
prepared at high-temperature CVD method. 
 
Figure 5. (a) Pulsed I~V characterization with short-pulse amplitude dual-sweeping technique 
for base voltage fixed at 0V. Pulse amplitude is swept monotonically at a step of 0.1V to the 
highest amplitude of 35V at a fixed DC bias of Vds = 100 mV. The transfer curves are obtained 
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for gate voltage pulse widths, Pw = 90, 30, 2, 0.5 ms, and corresponding drain currents are 
shown in both semi-logarithmic (left axis) and linear (right axis) scales. A DC transfer 
characteristic is shown with the same sweeping rate and dual-sweeping range for the 
comparison. The vertical black arrow indicates a decrease in hysteresis widths (DV) from DC 
to pulse currents with decreasing pulse widths. (b) Variation of mobility (left axis) and 
hysteresis width (right axis) with different pulse widths, Pw, and comparison with DC mobility. 
 
In order to obtain the intrinsic transfer characteristics of the MoS2 FET, a further study on the 
remnant hysteresis induced by oxide-based traps is certainly required. As per the conventional 
DC measurement technique is concerned, the trapping/de-trapping process at the MoS2/SiO2 
interface is inevitable for the complete removal of hysteresis in the transfer characteristics due 
to the more extended measurement periods.49,50 However, in this situation, the pulsed I~V 
technique is demanded due to its shorter measurement time, which might truncate the effect of 
trapping hence minimizing the hysteresis further.33 Recently, numerous approaches have been 
addressed to quantify the charge trapping densities in bulk gate oxide as well as at the interface 
of MoS2 and gate-dielectric by using pulsed I~V methodology.51,52 A high-temperature 
hysteresis study by pulsed measurements with the formation of memory step due to slow 
relaxation of trapped charges indicates elevated temperature applications of MoS2 thin-film 
devices.53 Furthermore, controllable hysteresis with different gas pressure conditions 
corroborates MoS2 as a versatile candidate for broad range memory-based applications.54 
Therefore, a room temperature pulse I~V measurements are carried out to inspect the intrinsic 
charge trapping mechanism causing hysteresis. The pulsed gate voltages with different pulse 
widths (Pw) are deployed to study the change in hysteresis at a fixed drain-source DC bias (Vds 
= 100mV). Figure 5 (a) shows the dual sweep transfer characteristics by using the pulse gate 
voltages with pulse widths varying from 0.5 ms to 90 ms. However, in the pulse gate voltage 
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amplitude sweep technique, the corresponding drain currents are recorded using a spot mean 
measurement method in the plateau region of each pulse, as shown in S2. In order to circumvent 
the hysteresis in DC measurement and obtain intrinsic trap-free drain currents, the voltage pulse 
widths are optimized in the millisecond (ms) time-domain range. The base voltage is set to 0V 
in each measurement and the pulse amplitude is monotonically increased up to 35V at the step 
of 0.1V followed by a reverse sweep, in the same manner, generating a complete set of Ids ~ 
Vbg curve. The DC hysteresis is also shown to collate with pulsed hysteresis measurements 
having the highest hysteresis width of DV = 0.98V. To obtain the hysteresis as a function of 
pulse width only, the rise and fall time of the pulses are maintained as short as possible at 1µs. 
From Fig. 5 (a) it can be seen that the hysteresis width (DV) is kept on decreasing as we decrease 
the gate voltage pulse width from 90 ms to 2 ms and at a particular pulse width (Pw = 0.5 ms) 
it practically vanishes. At the pulse width of 0.5 ms, the backward sweep drain currents overlap 
with the forward sweep drain current values eliminating hysteresis at the same time providing 
near intrinsic transfer characteristics for the MoS2 FET. On comparing to the previous report,33 
where a maximum of 89% reduction of hysteresis is observed by pulsed I~V technique with 
similar device configuration. However, a ~100% elimination of hysteresis in our case is 
observed for the first time in the case of NaCl aided CVD-grown monolayer MoS2 FET. The 
right Y-axis of Fig. 5 (b) illustrates the variation of hysteresis widths of the transfer curves 
obtained by pulse I~V measurements with different pulse widths and DC measurements. In the 
next section, a detailed discussion on the trapping mechanism with time constants will be in 
order. The population of trapped charges (Nt in cm-2) can be calculated by using the equation 
Nt = DV× +%&4 , where, 𝐶/0 is the oxide capacitance in F/m2, q being the elementary charge in 
C.29 In the case of DC I~V, the hysteresis width of DV = 0.98V corresponds to ~7×1010 cm-2 
number of trapped charges present at the interface of MoS2 and gate dielectric. However, in 
the case of pulsed I~V, the number of trapped charges are reduced to 5.2×1010, 4 ×1010, and 
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1.3×1010   cm-2 for Pw = 90, 30, and 2 ms, respectively. For Pw = 0.5 ms a vanishing hysteresis 
suggests the absence of trapped of charges during forward and backward sweeps. The physical 
apprehension of hysteresis-free drain currents interprets higher mobility values due to the trap-
free flow of charge carriers through the MoS2 channel as compared to the stressed DC 
measurements. The left Y-axis of Fig. 5 (b) describes the pulse width dependent field-effect 
carrier mobility values and a fair comparison with DC mobility. The DC mobility is calculated 
to be 15.13 cm2V-1s-1, whereas the pulsed mobility with pulsed width, Pw = 90 ms is extracted 
to be 17.11 cm2V-1s-1, and is keep on increasing until we get a trap-free near intrinsic mobility 
of around 30.65 cm2V-1s-1 at a pulse width, Pw = 0.5 ms. All the mobility values are calculated 
using forward sweep transfer curves. It is worth noticing that the mobility extracted from the 
hysteresis-free drain currents (corresponds to Pw = 0.5ms) is increased by ~100% than the DC 
mobility value elucidating considerable current enhancement on the application of pulsed gate 
bias sweep as compared to the previous report.33   
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Figure 6. Transient drain current characteristics (red curve) by using single pulse waveform 
measurement for different pulse widths, Pw = (a) 90 ms (b) 30 ms (c) 2 ms (d) 0.5 ms. Insets 
show the pulse gate voltage (blue curve) from 0V to 30V as a function of time. The drain current 
reduction (∆𝐼&.) in each case is highlighted in yellow color. The fittings to the drain currents 
are shown in the black dotted line by using single and double exponential decay equations 
given in the main text. 
 
During a pulse I~V measurement, the hysteresis minimization is obtained by considering two 
possible approaches. Here, we discuss them one by one in detail. Case-1: A pulse voltage in 
waveform has three components i.e., rise time, pulse width, and fall time consisting of a pulse 
period. The time difference between the two pulses (i.e., falling edge of one pulse and the rising 
 19 
edge of the next pulse) is denoted as delay time, as shown in S2. Charge trapping occurs during 
the pulse width, whereas throughout the delay time de-trapping process is expected.31 As it is 
a well-known fact that de-trapping is a much slower process than trapping.52 However, if one 
keeps the delay time the same as pulse width (which is in our case), the number of trapped 
charges will not get enough time to recover. Now during the pulse amplitude sweep of the gate 
voltage, as discussed in Fig 5 (a), we apply a pulse train with monotonically increasing its 
amplitude. During the forward sweep, the accumulation of charges will occur at the trapping 
sites because, in our pulse time parameters, the pulse width and delay time are the same. This 
accumulation of trapped charges causes hysteresis in the transfer curve by pulse I~V 
measurements. Now, one way to avoid this accumulation is by giving more time for the charges 
to be de-trapped i.e., increasing the delay time. In the previous reports, various research groups 
have opted for this method to reduce the hysteresis in transfer characteristics using pulsed I~V 
measurements. Although using a much longer delay time minimizes the hysteresis a little bit 
further, however, none of the consensuses have ever been reported to completely rule out the 
hysteresis by this method.29,33,52 
Case-2: In this context, we propose another approach which not only eliminates the hysteresis 
completely but also provides a faster measurement method for getting intrinsic transistor 
properties. As shown in Fig. 5 (a), by decreasing the pulse width of the gate voltage pulse train 
and simultaneously measuring the drain current values produce transfer curves with reduced 
hysteresis and as the pulse width is sufficiently low i.e. at Pw = 0.5 ms the hysteresis is 
eliminated giving rise to high ON-current values as compared to other transfer curves. To have 
a clear understanding, we switch to a waveform transient drain current analysis by employing 
a single voltage pulse to the gate terminal, as shown in Fig. 6. The drain-source voltage is fixed 
at 1V for each measurement. The pulse width is varied from 90 to 0.5 ms to inspect the 
minimum voltage stress time required to induce charge trapping significantly at the MoS2/SiO2 
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interface. The humps in the current values at the pulse transitions as seen from the figure, stem 
from capacitive charging effects from the higher cable capacitance.55 The block diagram 
illustrating this fundamental effect is shown in S3. At the rising edge of the pulse from 0V to 
30V, the drain current increases suddenly to ~8 μA due to the accumulation of charge carriers 
into the MoS2 channel. At the beginning of the plateau region of the pulse voltage, the drain 
current drops quickly indicating an initial fast charge trapping followed by a slower, continuous 
decrease in current values with the voltage pulse maintained at 30V. The reduction of drain 
current (∆𝐼&.), shown in the highlighted region (yellow), basically attributes to some of the 
channel electrons is getting captured at the trapping sites due to the voltage stress during the 
pulse width. As seen in Fig. 6, this degradation of the drain current (∆𝐼&.) is more in case of 
wider pulse width (Pw = 90ms), stipulating more trapping of charges, which gradually 
decreases with the decrease in pulse widths. However, the transient curve associated with the 
pulse voltage having the pulse width, Pw = 0.5 ms experiences no degradation in the current 
values elucidating inadequate response time for electrons to be trapped. These results explain 
the reason behind the shifting of the ON-current values for different pulse width conditions 
corresponds to the spot-mean degraded current values except for Pw = 0.5 ms, where a high, 
hysteresis-free drain current values are recorded. This is the required fastest pulse, which might 
provide actual drain current values, free from any significant charge trapping effects and hence 
hysteresis, representing intrinsic transistor behavior. 
The fleeting drain current values at the plateau region of the pulse voltage are fitted with two 
trap models for Pw = 90 and 60 ms whereas for Pw = 2 ms, the drain current values are best 
fitted with one trap model as given by the following equations. 
         Two trap model: 𝐼 = 𝐼5 + 𝐴(𝑒6(868') :); ) + 𝐵(𝑒6(868') :*; )                               (1) 
          One trap model: 𝐼 = 𝐼5 + 𝐴(𝑒6(868') :); )                                                           (2) 
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Where, 𝜏< and 𝜏= are the time constants for fast and slow trapping processes, respectively. The 
parameters A and B are initial amplitudes (currents) for the two trapping contributions, 𝐼5 and 𝑡5 are adjustable offsets in current and time frames, respectively. The values of these fitting 
parameters and constants for different pulse widths are shown in the table. 
Pw (ms) A (Amp.) B (Amp.) 𝜏< (s) 𝜏= (s) 
90 6.6×10-7 1.8×10-7 3.2×10-4 2.6×10-2 
30 7.1×10-7 1.6×10-7 2.8×10-4 1.0×10-2 
2 6.0×10-7 - 2.6×10-4 - 
 
The two aforementioned models appear to fit suitably the entire region of transient currents 
when the transistor is turned ON by the pulse voltage. The trapping time constants indicate the 
occurring of multiple trapping processes for different pulse width conditions. The faster 
trapping process may attribute to the tunneling of electrons at the MoS2/SiO2 interface sub-gap 
states, whereas the relatively longer trapping process may arise due to the jumping of channel 
electrons into deeper defect states of SiO2.51,54 However, with decreasing the pulse width to 2 
ms, the longer trapping process is eliminated due to insufficient time for the tunneling of 
electrons into deeper states. Our findings on NaCl assisted CVD grown monolayer MoS2 FET 
not only unfold the fundamentals of charge trapping mechanism but also offer a meticulous 
approach towards intrinsic, hysteresis-free transistor performances by using pulse I~V and fast 
transient measurement techniques for practical device applications. 
 Conclusions 
In summary, a progressive study on the time-domain drain current responses is demonstrated 
to minimize the fast transient charge trapping effects at MoS2/SiO2 interface in a NaCl aided 
CVD-grown monolayer MoS2 FET. The role of the Ag as a contact metal for drain/source 
electrode is critically analyzed by using a comprehensive DFT study to explore the underneath 
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interfacial properties. The Schottky barrier at the Ag/MoS2 interface is calculated to be 153 
meV from the projected band profile of the heterostructure. The room temperature hysteresis 
analysis using DC and pulse I~V techniques is performed in both ambient and vacuum 
conditions to realize different trapping mechanisms. An increase in the field-effect mobility by 
100% is perceived along with hysteresis-free, intrinsic transfer characteristics in the case of 
short pulse amplitude sweep measurement than the corresponding DC measurement. Finally, 
single-pulse transient measurements are carried out to get insight into the fast and slow trapping 
phenomena at the interface between MoS2 and gate-dielectric. Our experimental results are 
helpful in achieving the fundamentals of trapping mechanisms to obtain the enhanced trap-free 
channel mobility value in the case of monolayer MoS2. This proposed study indicates the 
importance of controlling the interfacial charge traps for further advancement of the device 
performances, not only in monolayer MoS2 but also in other two-dimensional materials and its 
heterostructures.  
 Methods 
 CVD synthesis and characterization of MoS2 
Single-layer MoS2 is synthesized using a single zone tube furnace (Carbolite 1200) in a 2-inch 
diameter quartz tube. For this specific study, MoO3 (99.9995%, Alfa Aesar) and sulfur 
(99.9995%, Alfa Aesar) powder are taken as precursors in two separate alumina boats. A small 
amount of NaCl (>99%) is added to the MoO3 for salt assisted CVD synthesis. SiO2(300nm)/Si 
(1cm´1cm) substrate is sequentially cleaned with acetone, IPA, DI water in the ultrasonication 
method followed by treated with pressurized dry N2 (99.999%) to remove moistures. The 
cleaned substrate was placed on the boat facedown to the MoO3 powder and pushed to the 
center of the furnace. The boat containing sulfur is placed in an upstream region. Initially, the 
tube is pumped down to 0.2mbar and then purged three times with 500 sccm high pure Ar 
(99.999%) to remove oxygen contents in the tube. The system is heated to 750 oC at a ramp 
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speed of 20 oC/min with Ar (80 sccm) as the carrier gas. The monolayer MoS2 is synthesized 
at 750 oC for 3 mins and the pressure is maintained at 600 mbar. Finally, the system was cooled 
down quickly to ambient temperature by partially opening the furnace. Raman 
measurements are carried out using a micro-Raman spectrometer (T-64000, Horiba Jobin 
Yvon) with 514.5 nm laser line of an Ar ion laser as the excitation source and 100X objective. 
 Device fabrication and electrical measurements 
The single-layer MoS2 FETs are fabricated by using photolithography (Heidelberg µPG 101) 
system. Firstly, the MoS2 grown SiO2/Si substrate is coated with a positive photoresist (ma-p-
1205) by spin coater (SUSS Microtech) and then baked at 80 oC for 1 min. Under the inspection 
of a high-resolution microscope, the required contact patterns are exposed on the single-layer 
MoS2 flakes with a 405 nm laser in photolithography. The exposed patterns are developed with 
an alkaline solution (1:4, NaOH: DI water) and the sample is mounted in a thermal evaporation 
chamber for the deposition of the contact metal (Ag) followed by a lift-off process. The back 
gate of the FETs is facilitated by the heavily doped Si substrate.  Finally, The devices are 
mounted on the micro manipulating four-probe stage (Lakeshore cryogenic probe station) for 
probing the contacts, the DC and pulsed electrical measurements are recorded by Keithley 
4200-A SCS parameter analyzer both in air and high-vacuum (~10-5 mbar) conditions. We 
limited our measurements to Vbg (back gate voltage) ~ 38 V (with compliance) to keep the 
device safe for more extended measurements. In order to prevent photo-excitation of charge 
carriers, all the experiments are performed in dark conditions. 
 Computational details 
All the electronic calculations are performed within the density functional theory (DFT) by 
using the Quantum Espresso software package. To include the interaction between the core and 
the valence electrons, the ultrasoft pseudopotential (USPP) along with a plane wave basis set 
is considered for the calculations and the exchange-correlation interaction of the system is 
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included by Perdew-Burke-Ernzerhof (PBE) functional. Keeping in sight on reduced 
computational cost, plane wave cut off energy is taken to be 80 Ry and the cut off energy for 
the charge density is chosen as 800 Ry as obtained during the optimization process. All the 
structures are optimized by the conjugate-gradient minimization scheme. The Brillouin zone 
integrations are carried out within an un-shifted Monkhorst-pack k points mesh of 10 × 10 × 1 
and 6 × 6 × 1 in the case of the unit cell and supercell, respectively. During the structural 
relaxation, the ion dynamics are regulated under BFGS algorithms. The lattice constant for the 
relaxed monolayer unit cell is optimized to be 3.188 Å. A sufficient vacuum in the z-direction 
is provided in all the calculated structures to avoid the interaction between two layers. The self-
consistent calculations are performed until a total energy threshold convergence of 10-6 Ry and 
the force on the atoms are converged up to a difference of 10-3 Ry/Å. The heterostructure of 
Ag (111) and MoS2 is constructed with 3 × 3 × 1 supercell ensuring a small lattice mismatch 
and an equilibrium separation is fixed at 2.5 Å as per the energy minimization. The orbital 
projected band structure and DOS calculations are performed with the abovementioned 
parameters in case of unit cell and supercell. 
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